

Side-Channel Security

Chapter 5: Software-based Fault Attacks


Jonas Juffinger

March 27, 2025

www.isec.tugraz.at


ROWHAMMER


- Hardware fault of the DRAM [17]
- Frequent accesses flip bits in neighboring rows
- Worse with every new DRAM generation
- Enables attacks, many countermeasures proposed





```
for (i = 0; i < N; ++i) {  
    *aggressor1;  
    *aggressor2;  
    flush(aggressor1);  
    flush(aggressor2);  
}
```

Background










Rowhammer



Cells leak faster upon proximate accesses → Rowhammer

DDR3


- 85% affected [17] (see Figure)

DDR4

- First believed to be safe
- > 90% affected (with active countermeasures) [14]

DDRS

- One DIMM found



A still from the movie Toy Story showing Woody and Buzz Lightyear. Woody is on the left, looking concerned. Buzz is on the right, looking excited and holding up his right hand with fingers spread. The background is a simple room with a door and a window.

BIT FLIPS

BIT FLIPS EVERYWHERE



Memory accesses must be


- **uncached**: reach DRAM
- **fast**: race against the next row refresh
- **targeted**: reach specific row

How do we get enough uncached accesses?



- `clflush` instruction → original paper [17]
- cache eviction [1, 9]
- non-temporal accesses [24]
- uncached memory [29]

How do we target accesses?




- fixed map: physical addresses → DRAM cells
- **undocumented** for Intel
- reverse-engineering for Sandy Bridge, Sandy, Ivy, Haswell, Skylake, ... [23, 26]
- using the timing difference between row hits and row conflicts




- They are not random → highly reproducible flip pattern!
 1. Choose a data structure that you can place at arbitrary memory locations
 2. Scan for “good” flips
 3. Place data structure there
 4. Trigger bit flip again


P	RW	US	WT	UC	R	D	S	G	Ignored	
Physical Page Number										
				Ignored						X

Each 4 KB page table consists of 512 such entries



1. Scan for flips
2. Exhaust or massage memory to place a page table at target location
3. Gain access to your own page table → kernel privileges






- Idea from [27]
- Same idea applied in several other works:
 - Rowhammer.js [9]
 - One bit flips, one cloud flops [31]
 - Drammer [29]
 - ECCploit [5]
 - Half-Double Rowhammer [18]
 - Presshammer [16]
 - ...

How to mitigate Rowhammer?

Different mitigations have been proposed:




Detection

vs




Prevention

Different mitigations have been proposed:




Software

vs




Hardware

Different mitigations have been proposed:




Short Term

vs



Long Term




Original ideas from [17]


- Making better DRAM chips that are not vulnerable
 - Using error correcting codes (ECC)
 - Increasing the refresh rate
 - Remapping/retiring faulty cells after manufacturing
 - Identifying hammered rows at runtime and refreshing neighbors
- Expensive, performance overhead, or increased power consumption




- No `clflush` instruction → Eviction
- Increase the refresh rate
 - Would need to be **increased by 7×** to eliminate all bit flips
 - Implementation: increased by 2× by BIOS vendors



Errors depending on refresh interval [17]




- ECC protection: server can handle or correct single bit errors
- **No standard** for event reporting
- In practice [19]
 - Common: server counts ECC errors and report only if they reach a threshold (e.g., > 100 bit flips / hour)
 - Some server vendors **never report errors** to the OS
 - One server **did not even halt** when bit flips were non-correctable
- ECCploit actively targeting ECC DRAM with Rowhammer [5]



MASCAT - Stopping Microarchitectural Attacks Before Execution [12]

- Static analysis of the binary
- Detect suspicious instruction sequences (`clflush`, `rdtsc`, `fences`, ...)
- Open problems
 - False positives
 - Self modifying code
 - ThrowHammer [28], NetHammer [20]

- B-CATT: disable vulnerable physical memory [2]
- G-CATT: isolate security domains in physical memory based on potential vulnerability [2]




B-CATT: Might block 95% of RAM [8, 30]

G-CATT: What about non-kernel or shared pages? [3, 8]


G-CATT: Bit flips more than 8 “rows” apart [8, 17], Half-Double Rowhammer [18]

- Rowhammer: lots of **cache misses** that can be monitored with **hardware performance counters** [4, 10, 11, 22]



What if performance counters do not work because we run in SGX? [8, 13]

- Counter per row
- Increment neighbor rows
- Refresh when counter reaches a threshold



- Counter per row too expensive
- Small number of counters
- Can be tricked to count not hammered rows
- Complex many sided access patterns
- TRRespass [7, 25]
- Blacksmith [14]
- Getting pretty good in DDR5 DRAM


Defense	MASCAT	Chiapetta et al. [4]	CloudRadar [11]	HexPADS	perf	ANVIL	nohammer	No OOM	G-CATT	B-CATT	TRR	MAC	PARA/CRA/PRA	ARMOR	ECC/Chipkill	Refresh Rate
Methodology																
DETECTION																
Static Analysis	●	○	○	◐	○	○	○	○	○	○	○	○	○	○	○	○
Performance Counters	○	●	●	●	●	●	○	○	○	○	○	○	○	○	○	○
Memory Access Pattern	○	○	○	○	○	○	●	●	○	○	○	○	○	○	○	○
NEUTRALIZATION																
Physical Proximity	○	○	○	○	○	○	○	○	●	○	○	○	○	○	○	○
Memory Footprint	○	○	○	○	○	○	○	○	●	○	○	○	○	○	○	○
ELIMINATION																
Bootloader	○	○	○	○	○	○	○	○	○	○	●	○	○	○	○	○
Hardware Modification	○	○	○	○	○	○	○	○	○	○	○	●	●	●	●	○
BIOS Update	○	○	○	○	○	○	○	○	○	○	○	○	○	○	○	●


What if you don't need to hammer two or more rows?

One-location hammering



- There are two different hammering techniques
- #1: Hammer one row next to victim row and other random rows
- #2: Hammer two rows neighboring victim row









**HAMMERING
TWO ROWS**



**HAMMERING
A SINGLE ROW**



- There are two**three** different hammering techniques
- #1: Hammer one row next to victim row and other random rows
- #2: Hammer two rows neighboring victim row
- **#3: Hammer only one row next to victim row**






File Edit View Search Terminal Help


```
dgruss@lab05 ~/flipfloyd (git) -[master] % make
g++ -std=c++11 -O3 -o rowhammer rowhammer.cc
dgruss@lab05 ~/flipfloyd (git) -[master] % ./rowhammer 13
Allocating memory... 90%
```

Two underlying reasons:

- Memory-controller page policies
- Physical effect called RAS-clobber
- Recently shown in Rowpress paper [21]




- **Open-page policy:** Keep row opened and buffered
 - Low latency for subsequent accesses to same row
 - High latency for accesses to any other row
- **Closed-page policy:** Immediately close row, ready to open a new row
 - Medium latency for accesses to any row
 - Perform better on multi-core systems [6]



Double-sided

77.0 % bit offsets


51.7 % 0→1 bit flips



Single-sided

78.5 % bit offsets


54.1 % 0→1 bit flips




One-location

36.5 % bit offsets

51.6 % 0→1 bit flips



- There are three**four** different hammering techniques
- #1: Hammer one row next to victim row and other random rows
- #2: Hammer two rows neighboring victim row
- #3: Hammer only one row next to victim row
- **#4: Hammer from a larger distance with the help of TRR [18]**





- TRR is a **confused deputy**
- it **helps** an attacker to hammer with greater distance
- Rowhammer still changes and is not fully understood
- Developing countermeasures for a such a problem is **hard**

What if we cannot target kernel pages?

Opcode Flipping



- Many applications perform actions as root
- They can be used by unprivileged users as well
- Implicitly: e.g., ping or mount
- Explicitly: `sudo`
- Target `sudo` (easy to exploit)






- Conditional jumps are not the only targets
- Other targets include
 - Comparisons
 - Addresses of memory loads/stores
 - Address calculations
 - ...
- Manual analysis of `sudo` revealed 29 possible bit flips
- They all somehow skipped the password check

How to get the target virtual page to the target physical location?

Memory Waylaying




- Not as easy as with page tables
- Binary only once in memory + stays in memory (in the page cache) even after termination
- Only evicted if page cache is full
- Page cache usually occupies all unused memory




MEMORY WAYLAYING

Wait for the right moment, and then hit it with a bit flip!


(1) Start (2) Evict Page Cache (3) Access




- New pages cover most of the physical memory



- Great advantage over memory massaging: only negligible memory footprint






- Many (academic) countermeasures were proposed to mitigate Rowhammer
- All of them can be circumvented [8, 14, 18]
- We cannot design countermeasures focused on specifics of the attack
- Otherwise we only patch concrete exploits, but do not solve the problem



Apple had a great idea:

- Lower refresh rate → save energy + more flips
- ECC memory → fewer flips
- It's an optimization problem.
 - Too aggressive? → bit flips
 - Too cautious? → waste of energy
 - What if the “too aggressive” changes over time?
 - What if attackers come up with slightly better attacks?
- Difficult to optimize with an adversary working against you



- Data integrity protection for **all data** in the DRAM [15]
- Compute Cryptographic MAC on all data → perfect integrity protection
- **No** focus on Rowhammer
- No new hammer method or exploit can circumvent it
- Becoming reality with integrity protected memory encryption

Undervolting Attacks




The image shows a Rigol digital oscilloscope displaying a square wave signal. The screen shows the following measurement data:


Max	Min	Vpp	Vtop	Vbase
3.520 V	3.335 V	3.280 V	3.384 V	240.0mV

Other visible measurements include:

- Ampl: 3.140 V
- Area: 2.334uVs
- Per: 10.00ns
- Width: 10.00ns
- Period: 10.00ns
- Over: 2.544 %
- Freq: 100.00kHz
- Rise: < 0.000ns
- Fall: < 0.000ns
- Duty: 50.00%

The signal is a square wave with a period of 10.00ns and a peak-to-peak voltage of 3.280V. The person is holding the USB-to-UART adapter board, which has a red LED indicator lit.







Tang2017

DVFS


Changing the voltage and frequency of the CPU

- Gamers want fast responses
- Cloud servers want high-assurance and low running costs
- What if the hardware gets hot?
- Optimal voltage & frequency is difficult!






```
add.w    (a0)+,d1  
cmp.l    a0,d0  
bcc.s    loop  
movea.l  #$18E,a1  
cmp.w    (a1),d1  
bne.w    WrongChecksum
```




2 + 2 = 5




- Infer secret AES key that was stored within Trustzone
- Trick Trustzone into loading a self-signed app






Qiu2019



**ARE WE ALL
THINKING THE
SAME THING?**





System Information

Core

Manual Tuning

• All Controls

Core

Graphics

Stress Test

Profiles

Reference Clock

103.2258 MHz

Max Non Turbo Boost Ratio

34 x

Turbo Boost Short Power Max Enable

Disable

Enable

Turbo Boost Short Power Max

1200,000 W

Turbo Boost Power Max

1050,000 W

Turbo Boost Power Time Window

0,00097656 Seconds

Core Current Limit

300,000 A

Additional Turbo Voltage

0,00000 mV

Multipliers

1 Active Core 42 x

2 Active Cores 42 x

3 Active Cores 42 x

4 Active Cores 42 x

4 Active Cores

Default: 38 x

Active: 38 x

Proposed: 42 x

Graphics

Processor Graphics Current Limit

Limits the maximum ratio that the processor can use while four cores are active.

300,000 A

Core Default Proposed

Reference Clock	101.0526 MHz	103.2258 MHz
Max Non Turbo Boost Ratio	34 x	34 x
Max Non-Turbo Boost CPU Sp...	3,436 GHz	3,510 GHz
Max Turbo Boost CPU Speed	4,042 GHz	4,335 GHz
1 Active Core	40 x	42 x
2 Active Cores	40 x	42 x
3 Active Cores	39 x	42 x
4 Active Cores	38 x	42 x
Turbo Boost Power Max	1000,000 W	1050,000 W
Turbo Boost Short Power Max	1200,000 W	1200,000 W
Turbo Boost Short Power Max...	Enable	Enable
Turbo Boost Power Time Wind...	0,00097656 S...	0,00097656 S...
Core Current Limit	300,000 A	300,000 A
Additional Turbo Voltage	0,00000 mV	0,00000 mV

Graphics Default Proposed

Processor Graphics Current Li... 300,000 A 300,000 A

Apply

Discard

Save to Profile

Force Reboot

CPU Core Temperature

37 °C

CPU Utilization

3 %

Processor Frequency

3,54 GHz

Memory Utilization

2708 MB

CPU Total TDP

15 W

CPU Utilization

3 %

Graphics Frequency

354 MHz

Reference Clock Frequency

101,0 MHz

Memory Frequency

1617 MHz

Memory Utilization

2708 MB

Active Core Count

1

CPU Core Temperature 1

36 °C

CPU Core Temperature 2

36 °C

CPU Core Temperature

36 °C

CPU Total TDP

16 W

CPU Core Temperature 2

36 °C

CPU Core Temperature 3

36 °C

CPU Throttling

0%

iACore TDP

10 W

CPU Core Temperature 3

36 °C

CPU Core Temperature 4

36 °C

Processor Frequency


3,54 GHz

Graphics TDP

0 W

CPU Core Temperature 4

36 °C




I7-9750H

CPU Undervolting

Huge difference!!!



msr 0x150





```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct    = 0xdeadbeef * multiplier;
uint64_t var        = 0xdeadbeef * multiplier;



while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```



bagger> █


I

















- Bit flips in the EPC?
 - Integrity check fails!
- Lock up memory controller
- System halts immediately (no exploit, but DoS!)

Will SGX save us?

[Userspace] Voltage: -261 mV

[Enclave] Multiplying 0xdeadbeef 0x1122334455667788

[Enclave] Multiply_it. result: 0.



- Public Key Crypto
- Encrypt/Sign messages
- Untrusted channel
- Encrypt/Verify messages with public key
- Decrypt/Sign messages with private key

$$n = p \times q$$

$$S \equiv \left(\overbrace{\text{something}}^{d \bmod q} \right) \times q + s_2$$

$$S'_p \equiv \left(\overbrace{\text{something else}}^{1 \bmod p} \right) \times q + s_2$$

$$S - S'_p \equiv d \bmod q - \text{something} \times q$$

$$q \equiv \gcd(S - S'_p, n)$$


$$s_2 = H^{d_q} \bmod q$$

```
uint8_t rsa_dec_ecall(int iterations)
{
    // Wait for first fault
    trigger_fault(iterations);


    // Actual decryption
    ippsRSA_Decrypt(ct, dec, pPrv, scratchBuffer);
}
```

```
bagger> dog Enclave/encl
```

**WHAT ELSE
CAN WE
BREAK?!**



- Symmetric Key Crypto
- Encrypt messages for transfer over public channel
- Encrypt data for (untrusted) storage
- 4×4 byte state
- 10 rounds: S-Box, ShiftRows, MixColumns, AddRoundKey



Tunstall2011

Instruction	Description
<code>AESENC</code>	Perform one round of an AES encryption flow
<code>AESENCLAST</code>	Perform the last round of an AES encryption flow
<code>AESDEC</code>	Perform one round of an AES decryption flow
<code>AESDECLAST</code>	Perform the last round of an AES decryption flow
<code>AESKEYGENASSIST</code>	Assist in AES round key generation
<code>AESIMC</code>	Assist in AES Inverse Mix Columns
<code>PCLMULQDQ</code>	Carryless multiply (CLMUL)

```
do
{
    i++;
    plaintext = <randomly generated>

    result1 = aes128_enc(plaintext);
    result2 = aes128_enc(plaintext);
} while (vec_equal_128(result1,result2) && i<iterations);
```

```
bagger> sudo ./aes-encrypt 100000 -262
```



**THIS IS MORE
THAN JUST
CRYPTO**

```
struct_foo_t *foo = &arr[offset];  
foo->foo = encode_secret;
```



```
foo = arr + offset * 0x24
```



Creating enclave...

==== Victim Enclave ====

[pt.c] /dev/sgx-step opened!

Enclave Base: 0x7f001a000000



Enclave Limit: 0x7f001c000000



EDBGRD: debug




Voltage

0.584V

Undervolting

-235mV



- RSA keys
- AES keys
- Memory corruption





- A new type of attack
- Breaks the integrity of SGX
- Within SGX we:
 - Retrieve keys from AES-NI
 - Retrieve RSA signature key
 - Induce memory corruption in bug free code
 - Make enclave write secrets to untrusted memory

- Intel simply removed the undervolting MSR
- Cannot be used for legitimate undervolting
- also...
- There is no SGX on consumer CPUs anymore

Side-Channel Security

Chapter 5: Software-based Fault Attacks

Jonas Juffinger

March 27, 2025

www.isec.tugraz.at

References

- [1] Zelalem Birhanu Aweke, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, and Todd Austin. “ANVIL: Software-based protection against next-generation Rowhammer attacks”. In: *ACM SIGPLAN Notices* 51 (2016), pp. 743–755.
- [2] Ferdinand Brasser, Lucas Davi, David Gens, Christopher Liebchen, and Ahmad-Reza Sadeghi. “CAN’t Touch This: Software-only Mitigation against Rowhammer Attacks targeting Kernel Memory”. In: *USENIX Security*. 2017.
- [3] Yueqiang Cheng, Zhi Zhang, and Surya Nepal. “Still Hammerable and Exploitable: on the Effectiveness of Software-only Physical Kernel Isolation”. In: *arXiv:1802.07060* (2018).

- [4] Marco Chiappetta, Erkey Savas, and Cemal Yilmaz. “Real time detection of cache-based side-channel attacks using Hardware Performance Counters”. In: *Cryptology ePrint Archive, Report 2015/1034* (2015).
- [5] Lucian Cojocar, Kaveh Razavi, Cristiano Giuffrida, and Herbert Bos. “Exploiting Correcting Codes: On the Effectiveness of ECC Memory Against Rowhammer Attacks”. In: *S&P*. 2019.
- [6] Howard David, Chris Fallin, Eugene Gorbatoov, Ulf R Hanebutte, and Onur Mutlu. “Memory power management via dynamic voltage/frequency scaling”. In: *ACM International Conference on Autonomic Computing*. 2011.
- [7] Pietro Frigo, Emanuele Vannacci, Hasan Hassan, Victor van der Veen, Onur Mutlu, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. “TRRespass: Exploiting the Many Sides of Target Row Refresh”. In: *S&P*. 2020.

- [8] Daniel Gruss, Moritz Lipp, Michael Schwarz, Daniel Genkin, Jonas Juffinger, Sioli O’Connell, Wolfgang Schoechl, and Yuval Yarom. “Another Flip in the Wall of Rowhammer Defenses”. In: *S&P*. 2018.
- [9] Daniel Gruss, Clémentine Maurice, and Stefan Mangard. “Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript”. In: *DIMVA*. 2016.
- [10] Daniel Gruss, Clémentine Maurice, Klaus Wagner, and Stefan Mangard. “Flush+Flush: A Fast and Stealthy Cache Attack”. In: *DIMVA*. 2016.
- [11] Nishad Herath and Anders Fogh. “These are Not Your Grand Daddys CPU Performance Counters – CPU Hardware Performance Counters for Security”. In: *Black Hat USA*. 2015.
- [12] Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. “MASCAT: Stopping Microarchitectural Attacks Before Execution”. In: *Cryptology ePrint Archive, Report 2016/1196* (2017).

- [13] Yeongjin Jang, Jaehyuk Lee, Sangho Lee, and Taesoo Kim. “SGX-Bomb: Locking Down the Processor via Rowhammer Attack”. In: *SysTEX*. 2017.
- [14] Patrick Jattke, Victor van der Veen, Pietro Frigo, Stijn Gunter, and Kaveh Razavi. “BLACKSMITH: Rowhammering in the Frequency Domain”. In: *S&P*. 2021.
- [15] Jonas Juffinger, Lukas Lamster, Andreas Kogler, Maria Eichlseder, Moritz Lipp, and Daniel Gruss. “CSI: Rowhammer - Cryptographic Security and Integrity against Rowhammer”. In: *S&P*. 2023.
- [16] Jonas Juffinger, Sudheendra Raghav Neela, Martin Heckel, Lukas Schwarz, Florian Adamsky, and Daniel Gruss. “Presshammer: Rowhammer and Rowpress without Physical Address Information”. In: *DIMVA*. 2024.

- [17] Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and Onur Mutlu. “Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors”. In: *ISCA*. 2014.
- [18] Andreas Kogler, Jonas Juffinger, Salman Qazi, Yoongu Kim, Moritz Lipp, Nicolas Boichat, Eric Shiu, Mattias Nissler, and Daniel Gruss. “Half-Double: Hammering From the Next Row Over”. In: *USENIX Security*. 2022.
- [19] Mark Lanteigne. *How Rowhammer Could Be Used to Exploit Weaknesses in Computer Hardware*. 2016. URL:
<http://www.thirdio.com/rowhammer.pdf>.
- [20] Moritz Lipp, Misiker Tadesse Aga, Michael Schwarz, Daniel Gruss, Clémentine Maurice, Lukas Raab, and Lukas Lamster. “Nethammer: Inducing Rowhammer Faults through Network Requests”. In: *SILM Workshop*. 2020.

- [21] Haocong Luo, Ataberk Olgun, Abdullah Giray Yağlıkçı, Yahya Can Tuğrul, Steve Rhyner, Meryem Banu Cavlak, Joël Lindegger, Mohammad Sadrosadati, and Onur Mutlu. “RowPress: Amplifying Read Disturbance in Modern DRAM Chips”. In: *ISCA*. 2023.
- [22] Matthias Payer. “HexPADS: a platform to detect “stealth” attacks”. In: *ESSoS*. 2016.
- [23] Peter Pessl, Daniel Gruss, Clémentine Maurice, Michael Schwarz, and Stefan Mangard. “DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks”. In: *USENIX Security*. 2016.
- [24] Rui Qiao and Mark Seaborn. “A New Approach for Rowhammer Attacks”. In: *HOST*. 2016.

- [25] Finn de Ridder, Pietro Frigo, Emanuele Vannacci, Herbert Bos, Cristiano Giuffrida, and Kaveh Razavi. “SMASH: Synchronized Many-sided Rowhammer Attacks From JavaScript”. In: *USENIX Security*. 2021.
- [26] Mark Seaborn. *How physical addresses map to rows and banks in DRAM*. 2015. URL: <http://lackingrhoticity.blogspot.com/2015/05/how-physical-addresses-map-to-rows-and-banks.html>.
- [27] Mark Seaborn and Thomas Dullien. “Exploiting the DRAM Rowhammer bug to gain kernel privileges”. In: *Black Hat USA*. 2015.
- [28] Andrei Tatar, Radhesh Krishnan, Elias Athanasopoulos, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. “Throwhammer: Rowhammer Attacks over the Network and Defenses”. In: *USENIX ATC*. 2018.

- [29] Victor van der Veen, Yanick Fratantonio, Martina Lindorfer, Daniel Gruss, Clémentine Maurice, Giovanni Vigna, Herbert Bos, Kaveh Razavi, and Cristiano Giuffrida. “Drammer: Deterministic Rowhammer Attacks on Mobile Platforms”. In: *CCS*. 2016.
- [30] Victor van der Veen, Martina Lindorfer, Yanick Fratantonio, Harikrishnan Padmanabha Pillai, Giovanni Vigna, Christopher Kruegel, Herbert Bos, and Kaveh Razavi. “GuardION: Practical Mitigation of DMA-Based Rowhammer Attacks on ARM”. In: *DIMVA*. 2018.
- [31] Yuan Xiao, Xiaokuan Zhang, Yinqian Zhang, and Radu Teodorescu. “One Bit Flips, One Cloud Flops: Cross-VM Row Hammer Attacks and Privilege Escalation”. In: *USENIX Security*. 2016.