

Xilinx Vitis Basics

Ahmet Can Mert
ahmet.mert@iaik.tugraz.at





Overview

- We will use Xilinx Vitis tool as a platform for developing SW applications on embedded Arm processors (on our target Pynq board).
- In this tutorial, we will use Vivado project/Vitis code provided for Assignment 1 as an example (see course website for project files: <https://www.iaik.tugraz.at/chw>)
- Vitis User Guide: <https://docs.xilinx.com/r/en-US/ug1400-vitis-embedded/Embedded-Design-Tutorials>




Step 1 - Launching Vitis

- Launch Vitis IDE (see installation guide to launch Vitis), set your workspace (to any location) and click on Launch.
 - You will see an empty project.



Step 2 – Creating Platform Project

- First, we have to create a Platform Project.
 - Go to File -> New -> Platform Project.
 - Give a name to your Platform Project (i.e., poly_hw) and click on Next.
 - Click on Browse and select XSA file generated by your Vivado project (for this tutorial, it is the pre-generated XSA file in Cryptoprocessor project (provided for Assignment1, located at `CryptoProcessor/CryptoProcessor_2022_23/project_1`)).
 - Finally, click on Finish.





Step 2 – Creating Platform Project

How to generate XSA file?

1. Go to Vivado and open your project.
2. Make changes to your RTL, verify changes using RTL simulation.
3. Synthesize, implement and generate bitstream
4. Export your design, File -> Export -> Export Hardware.
In the Export window, Next -> Select Include bitstream and Next.

Step 2 – Creating Platform Project



- Your project platform is out-of-date. Right click on its name and then click on Build Project.
 - You should see Build is finished without any error.



If you use Windows OS and face compilation error in this step, please see the following thread for the solution:
https://support.xilinx.com/s/question/0D52E00006hpOx5SAE/drivers-and-makefiles-problems-in-vitis-20202?language=en_US




Step 3 – Creating Application Project

- Now, we have to create Application Project.
 - Go to File -> New -> Application Project.
 - Select your Platform Project.




Step 3 – Creating Application Project

- Now, we have to create Application Project.
 - Go to File -> New -> Application Project.
 - Select your Platform Project.
 - Give Application Project a name (i.e., poly_app) and select Empty Application (C++).




Step 3 – Creating Application Project

- Import source files (Vitis_code), provided for Assignment 1 on course website, to the Application Project.
 - Right click on Application Project -> Import Sources
 - Click on Browse (first one) and select Vitis_code folder.
 - For destination folder, click on Browse (second one) and select src folder of Application Project.



Step 3 – Creating Application Project

- Right click on Application Project and click on Build Project.
 - You should see Build is finished without any error.



The screenshot shows the Vitis IDE console window with the following text:

```
Build Console [poly_app_system, Debug]
sdcard_gen --xpfm /home/amert/Documents/Assignments/A1/Vitis_Workspace/poly_hw/export/poly_hw/poly_hw.xpfm --sys_conf
creating BOOT.BIN using /home/amert/Documents/Assignments/A1/Vitis_Workspace/poly_app_ide/bitstream/cryptoprocessor_w
Running /opt/Xilinx/Vitis/2020.2/bin/bootgen -image /home/amert/Documents/Assignments/A1/Vitis_Workspace/poly_app_sys
15:50:38 Build Finished (took 13s.150ms)
```

If you use Windows OS and face compilation error in this step, please see the following thread for the solution:



https://support.xilinx.com/s/question/0D52E0006iHqrQSAS/vitis-project-wont-build?language=en_US

Step 4 - Running the example code

- To observe FPGA output, you should observe the serial port output on the Ubuntu terminal using the following command (first connect your FPGA to your PC).

```
sudo screen /dev/serial/by-id/usb-Xilinx_TUL_1234-tul-if01-port0 115200,cs8,-parenb,-cstopb,-hupcl
```

- Right click on your Application Project and then click on Run As -> Launch Hardware.
 - Then, the FPGA will be programmed and you will observe the following output.



Step 4 - Running the example code

- When you make changes in your code, build your Application Project again before running your code (by right clicking on your Application Project -> Build Project).
- For observing output, you can also use Terminal function of Vitis to observe output. See the following Video for steps: <https://youtu.be/3D2-OPArCiA?t=524>

Step 5 - Updating your HW design



- When you update your design on Xilinx Vivado, you have to re-generate bitstream and import its XSA for Vitis. In Vivado:
 1. Make changes to your RTL, verify changes using RTL simulation.
 2. Synthesize, implement and generate bitstream
 3. Export your design, File -> Export -> Export Hardware.
In the Export window, Next -> Select Include bitstream and Next.

Now, go back to Vitis.

Step 5 - Updating your HW design

- In Vitis:

- Right click on your platform project and click on Update Hardware Specification.
- Select XSA exported from Vivado and click on OK.



Step 5 - Updating your HW design

- In Vitis:
 1. After the update, you will see an Out-of-date tag near the platform project.
 2. Right click on the Platform Project and select Build Project.
 3. Right click on the Application Project and select Build Project.
 4. You can now re-run the code and observe your output (as shown in Step 4)

