


# The FPGA Design Process

---

Danijela Lazarevic


November 24, 2022

# Overview



FPGA design flow diagram

## Demonstration Circuit



- RTL Design
- Implement each block using HDL
- Integration/Development of IPs
- Constraints:
  - Connection to physical pins
  - Signal delays
  - Clock frequency
  - Power Consumption

# Design Entry

The screenshot displays the Vivado IDE interface for a project named "Presentation\_Project". The main window shows the source code for a Verilog module named "logic.v". The code defines a module with three inputs (a, b, c) and one output (q). The logic is implemented as a combinational circuit where the output q is the logical AND of inputs a and b, followed by an OR operation with input c.

```
1 timescale 1ns / 1ps
2
3 module logic(
4     input a,
5     input b,
6     input c,
7     output q
8 );
9
10 assign q = !a || (b && c);
11 endmodule
12
```

The "Design Runs" window at the bottom shows the status of the synthesis and implementation steps:

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Star
synth_1	constrs_1	Not started													
impl_1	constrs_1	Not started													

HDL design implementation

# Design Entry

The screenshot displays the Vivado IDE interface for a design entry project. The main window is titled "ELABORATED DESIGN - xc7z020c1g400-1". The interface is divided into several panes:

- Project Manager:** Located on the left, it shows the project structure with sections for "PROJECT MANAGER", "IP INTEGRATOR", "SIMULATION", "RTL ANALYSIS", and "SYNTHESIS".
- Netlist:** A central pane showing the netlist for the design. It includes a "Sources" section with "my\_logic" and a "Nets (6)" section listing nets "a", "b", "c", and "q". Below this is the "Netlist Properties" section for "my\_logic" and a "Net Boundary Statistics" section.
- Schematic:** A window on the right showing the schematic representation of the design. It features three input signals: "a" (IO), "b" (IO), and "c" (I1). Signal "a" passes through an inverter block labeled "RTL\_INV" to produce "q0\_i" (O). Signal "b" passes through an AND gate block labeled "RTL\_AND" to produce "q0\_i\_0" (O). Signal "c" passes through an OR gate block labeled "RTL\_OR" to produce "q\_i" (O). The output "q\_i" is connected to the output "q".
- Design Runs:** A table at the bottom showing the status of design runs. The table has columns for Name, Constraints, Status, WNS, TNS, WHS, THS, TPWS, Total Power, Failed Routes, LUT, FF, BRAM, URAM, and DSP.


Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP
synth_1	constrs_1	Not started												
impl_1	constrs_1	Not started												

Circuit representing the design



# Simulation

- Verification of RTL source code
- Behavioral simulation
- Fast compared to later simulations
- No information about delays



Behavioral simulation




- Translation to technology-specific gate level netlist
- Input:
  - RTL Design
  - Standard cell libraries
  - Constraints
  - Technology information
- Source code mapped to standard cell libraries and optimized for target technology.

- Syntax Analysis: Check syntax for correctness
- Library Definition:
  - Standard cell libraries loaded.
  - Contain information on technology, cells and IPs.
- Elaboration and Binding:
  - RTL converted to boolean structure.
  - Optimized according to boolean algebra.
  - Cells bound to standard cell libraries.

- Constraint Definition: constraint file is loaded.
- Technology Mapping: Move from a generic standard cell library to technology dependent library.
  - Provides additional information about cells like delays
- Post-Mapping Optimization: iteratively applying transforms to improve cost function
  - Resize cells
  - Buffer/Clone to reduce load on critical nets
  - Decompose large cells
  - Swap connections on commutative pins or among equivalent nets.

```
1 module my_logic(a, b, c, q);
2   input a;
3   input b;
4   input c;
5   output q;
6
7   wire a;
8   wire a_IBUF;
9   wire b;
10  wire b_IBUF;
11  wire c;
12  wire c_IBUF;
13  wire q;
14  wire q_OBUF;
15
16  IBUF a_IBUF_inst(.I(a), .O(a_IBUF));
17  IBUF b_IBUF_inst(.I(b), .O(b_IBUF));
18  IBUF c_IBUF_inst(.I(c), .O(c_IBUF));
19  OBUF q_OBUF_inst(.I(q_OBUF), .O(q));
20  LUT3 #(.INIT(8'h8F)) q_OBUF_inst_i_1(.I0(c_IBUF), .I1(b_IBUF), .I2(a_IBUF), .O(q_OBUF));
21 endmodule
```

Synthesized netlist of the example circuit



Schematic showing the synthesized netlist of the example circuit

# Implementation

Consists of several steps where the netlist elements are physically placed and mapped to the physical resources:

- Logic Optimization (opt\_design)
- Power Optimization (power\_opt\_design)
- Placement (place\_design)
- Physical Synthesis (phys\_opt\_design)
- Routing (route\_design)

Result: Map of netlist elements to FPGA blocks/Configuration file

## Logic Optimization

- Retargeting: conversion of cell types to aid downstream optimization (Ex.: MUX to LUT)
- Constant Propagation:
  - Elimination: AND with constant 0 logic
  - Reduction: 3-input AND with constant 1 input reduced to 2-input AND
  - Redundancy: 2-input OR with constant 0 reduced to wire
- Sweeping: removes cells with no loads
- etc.

## Power Optimization

- Restructuring of logic to reduce dynamic power consumption.  
(Clock Gating)

## Placement

- Optimal cell placement in device considering timing, wire length and congestion.




## Physical Synthesis

- Further improvement of placement with physical optimizations. (e.g. logic replications to reduce fan out delay)

## Routing

- Connections between logic blocks.
- Maps connections to routing resources.
- Programmable switches determined to connect the logic

# Timing-Analysis



Timing simulation

# Bitstream Generation

- Synthesis and implementation results are generated into a bitstream file.
- bitstream structure:
  1. Header packets to prepare the configuration process.
  2. The actual configuration bits.
  3. Header packets to clean up configuration process.
- bitstream file written into FPGA memory
- Result: .bit file that is used to program the device.
- On boot: FPGA loads configuration from memory and programs all cells

- [1] Yizhou Shan. *FPGA Bitstream Explained*.  
<http://lastweek.io/fpga/bitstream/>. Online; accessed 14 November 2022.
- [2] XILINX. *Vivado Design Suite User Guide: Implementation*.  
<https://docs.xilinx.com/r/en-US/ug904-vivado-implementation/Implementing-the-Design>. Online; accessed 14 November 2022.
- [3] FPGA Tutorial. *Introduction to the FPGA Build Process*.  
<https://fpgatutorial.com/fpga-build-process/>.  
Online; accessed 14 November 2022.

- [4] Digilent inc. *Getting Started with FPGA Design 3: Basic FPGA Design Flow*.  
<https://www.youtube.com/watch?v=Ko1jXGho5KY>. Online;  
accessed 14 November 2022.
- [5] Andreas Johansson. *Demonstration: FPGA design flow using Vivado*.  
<https://www.youtube.com/watch?v=VYCWXaYLSWY&t=81s>.  
Online; accessed 14 November 2022.
- [6] vhdlwhiz. *VHDL AND FPGA Terminology*.  
<https://vhdlwhiz.com/terminology/translate/>. Online;  
accessed 14 November 2022.

- [7] *Place and Route for FPGAs*.  
[https://www.eng.uwo.ca/people/wwang/ece616a/616\\_extra/notes\\_web/5\\_dphysicaldesign.pdf](https://www.eng.uwo.ca/people/wwang/ece616a/616_extra/notes_web/5_dphysicaldesign.pdf). Online; accessed 15 November 2022.
- [8] Barbara Gigerl, Rishub Nagpal *SoC Design Flow Tutorial*.  
<https://www.iaik.tugraz.at/wp-content/uploads/2022/09/slides-2.pdf>. Online; accessed 15 November 2022.
- [9] Dr. Adam Teman *Digital VLSI Design - Lecture 3: Logic Synthesis Part 1*. <https://www.eng.biu.ac.il/temanad/files/2018/11/Lecture-3-Synthesis-Part-1.pdf>. Online; accessed 15 November 2022.

- [10] Dr. Adam Teman *Digital VLSI Design - Lecture 4: Logic Synthesis Part 2*. <https://www.eng.biu.ac.il/temanad/files/2018/11/Lecture-4-Synthesis-Part-2.pdf>. Online; accessed 15 November 2022.