Changing clock frequency in Vivado

Warning: Changing the clock frequency can lead to various problems. Therefore, this modification is not recommended. Step1: Open the block diagram of the cryptoprocessor

<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rts	<u>w</u> indow Layout <u>V</u> iew <u>H</u> elp <u>Q</u> ·Quick Access						
	III I I I I I I I I I I I I I I I I I						
Flow Navigator $\Xi = ? - PROJECT MANAGER - project_1$							
✓ PROJECT MANAGER	Sources ? _ □ Ľ ×						
Settings	Q X ♦ + 2 • 0 *						
Add Sources	✓ □ Design Sources (2)						
Language Templates	Cryptoprocessor_wrapper (cryptoprocessor_wrapper.v)						
₽ IP Catalog	✓ ∴ ■ cryptoprocessor_i : cryptoprocessor (cryptoprocesso						
	> Cryptoprocessor (cryptoprocessor.v) (6)						
✓ IP INTEGRATOR	> 👎 DSP_mult (DSP_mult.xci)						
Create Block Design	> Constraints (1)						
Open Block Design	Simulation Sources (4)						
Conorata Black Design	Hierarchy IP Sources Libraries Compile Order						

Step 2: Open the Zynq IP

BLOCK DESIGN - cryptoprocessor



Step3: Change the PL Fabric Clock frequency in FCLK_CLK0

ZYNQ7 Processing System (5.5)

1 Documentation Stress Presets IP Location Stress Import XPS Settings

Page Navigator	Clock Configuration		Summary Repo			
Zynq Block Design	Basic Clocking Ac	lvanced Cloc	king			
PS-PL Configuration	Input Frequency (MH;					
Peripheral I/O Pins	← Q 품 ≑	•4				
MIO Configuration	Search: Q+					
Clock Configuration	Component	Clock S	Requested	Actual Fre	Range(MHz)	
DDR Configuration	> Processor/Memo					
	> IO Peripheral Cloo					
SMC Timing Calculat	✓ PL Fabric Clocks					
Interrupts	FCLK_CLK0	ARM 🗸	100 🛞	100.000000	0.100000 : 250.00	
menupo	FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.00	
	FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.00	
	FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.00	
	> System Debug Cl					
	Timore	Timore				

Cancel

 \times

Save the change in block design and then compile the project for the new clock frequency.

