Information Security

System Security 2 - Side Channels and Microarchitectural Attacks November 18, 2022

Side-channel Attacks



- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- Exploit unintentional information leakage by side-effects



Power consumption

Execution time

CPU caches





Ϋ́,

- Side channels also exist in software
- Can be used for attacks
- Usually timing differences

Example: PIN Comparison

• Trivial approach: Compare each digit until a difference

```
int check_pin(char* input) {
   const char* correct = "1234";
   for(int i = 0; i < 4; i++) {
      if(correct[i] != input[i]) {
         // digit differs, abort
         return ERROR;
      }
   }
   // PIN is correct
   return OK;</pre>
```

}

Enter PIN:

00:00:00:05 •

• Measuring the execution times for different PINs



- If digit is correct, next digit is checked \rightarrow longer execution time
- 10 tries (maximum) to get a digit

• Measuring the execution times for different PINs



- Repeat for every digit
- Longest execution time reveals correct digit



- Maximum 10 measurements per digit
- 4-digit PIN: 40 tries
- Brute force: 10 000 tries
- Simple side channel reduces tries by factor 250

Example: PIN Comparison

• Many functions can be implemented with constant runtime

```
int check_pin(char* input) {
    const char* correct = "1234";
    int same = 0;
    for(int i = 0; i < 4; i++) {
        same |= correct[i] - input[i];
    }
    return (same == 0);
}</pre>
```

• Sometimes, there is still a side channel in the hardware

Architecture and Microarchitecture



- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the interface between hardware and software
- Microarchitecture is an actual implementation of the ISA









• Modern CPUs contain multiple microarchitectural elements





Caches and buffer

Predictor

• Transparent for the programmer

- Optimize program execution
- Timing differences \rightarrow side-channel leakage

CPU Cache











- L1 and L2 are private
- Last-level cache is
 - divided into slices
 - shared across cores
 - inclusive

Set-associative Last-level Cache



- Location in cache depends on the physical address of data
- Bits 6 to 16 determine the cache set
- A cache set has multiple ways to store the data
- A way inside a cache set is a cache line, determined by the cache replacement policy

Flush+Reload



Flush+Reload





```
struct shared_data[256];
[...]
return shared_data[84];
[...]
```

• Flush+Reload over memory locations



• Accessed index results in faster access time

Flush+Reload on Keystrokes



- Key presses trigger code execution in shared library (e.g., libgdk)
- Flush+Reload does not reveal actual key, only time difference between keys
- $\bullet~\rightarrow$ Recover text with machine learning

bagger> dog Enclave/encl

A Double Fetch















0

1

Result



square

multiply

Raw Prime+Probe trace...



...processed with a simple moving average...



...allows to clearly see the bits of the exponent



Intel claiming it is out of scope

Side-channel Researcher







What is a covert channel?

- Two programs would like to communicate but are not allowed to do so
 - either because there is no communication channel...
 - ...or the channels are monitored and programs are stopped on communication attempts
- Use side channels and stay stealthy

Covert channel





Sending Data



Hello from the other side (DEMO): Video streaming over cache covert channel





- Multiple other elements with timing differences
 - TLB
 - DRAM
 - Memory Bus
 - Execution Units
 - ...
- Many side-channel attacks exploiting them



- So far, only memory accesses
- Meta data, no actual data
- Sufficient to deduce data...
- ...if memory accesses are secret dependent




- Side channels can be part of an attack
- Also for conventional memory corruption attacks
- Side channels as building blocks
 - Required information (e.g., break ASLR)
 - Additional information (e.g., length of password)
 - Covertly transmit information
 - Transient-execution attacks





- Meltdown is a CPU vulnerabilities
- Discovered in 2017 by multiple independent teams
- Allows breaking the process isolation
- Side-channel attack is a core building block

- Kernel is isolated from user space
- This isolation is a combination of hardware and software
- User applications cannot access anything from the kernel
- There is only a well-defined interface → syscalls



				WB	МЕМ	EX	ID	IF
			WB	MEM	EX	ID	IF	
		WB	MEM	EX	ID	IF		
	WB	МЕМ	EX	ID	IF			
WB	MEM	EX	ID	IF				

- Instructions are...
 - fetched (IF) from the L1 Instruction Cache
 - decoded (ID)
 - executed (EX) by execution units
- Memory access is performed (MEM)
- Architectural register file is updated (WB)

- Instructions are executed in-order
- Pipeline stalls when stages are not ready
- If data is not cached, we need to wait







Out-of-Order Execution



Instructions are

- fetched and decoded in the front-end
- dispatched to the backend
- processed by individual execution units

Out-of-Order Execution



Instructions

- are executed out-of-order
- wait until their dependencies are ready
 - Later instructions might execute prior earlier instructions
- retire in-order
 - State becomes architecturally visible
- Exceptions are checked during retirement
 - Flush pipeline and recover state

The state does not become architecturally visible but ...

Building the Code



• New code

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```

• volatile because compiler was not happy

warning: statement with no effect [-Wunused-value]
 (char)0;

• Static code analyzer is still not happy

```
warning: Dereference of null pointer
 *(volatile char*)0;
```





• Flush+Reload over all pages of the array



- "Unreachable" code line was actually executed
- Exception was only thrown afterwards



- Out-of-order instructions leave microarchitectural traces
 - We can see them for example in the cache
- Give such instructions a name: transient instructions
- We can indirectly observe the execution of transient instructions

Loading an address















• Add another layer of indirection to test

• Then check whether any part of array is cached

Building the Code



• Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough

Kernel Direct-Physical Map







- Using out-of-order execution, we can read data at any address
- Index of cache hit reveals data
- Permission check is in some cases not fast enough
- Entire physical memory is typically accessible through kernel space







- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check
- Looking closer at the check...



- CPU uses virtual address spaces to isolate processes
- Physical memory is organized in page frames
- Virtual memory pages are mapped to page frames using page tables

Address Translation on x86-64





• User/Supervisor bit defines in which privilege level the page can be accessed



• Present bit is the next obvious bit



- An even worse bug \rightarrow Foreshadow-NG/L1TF
- Exploitable from VMs
- Allows leaking data from the L1 cache
- Same mechanism as Meltdown
- Just a different bit in the PTE

Foreshadow-NG





- KAISER/KPTI/KVA does not help
- Only software workarounds
 - $\rightarrow~{\sf Flush}~{\sf L1}$ on VM entry
 - \rightarrow Disable HyperThreading
- Workarounds might not be complete





YOU GET A FAULT







- Leaks from the fill buffer
- Crosses all privilege boundaries (Kernel, VM, SGX)
- Explored microcode assists as new type of faults
- Disadvantage: minimal control over leaked data

michael@hp /tmp/zombieload % 🗌



- Meltdown is not a fully solved issue
- The tree is extensible
- More Meltdown-type issues to come
- Silicon fixes might not be complete


- Meltdown not the only transient-execution attacks
- Spectre is a second class of transient-execution attacks
- Instead of faults, exploit control (or data) flow predictions



- CPU tries to predict the future (branch predictor), ...
 - $\bullet \ \ldots$ based on events learned in the past
- Speculative execution of instructions
- If the prediction was correct, ...
 - ... very fast
 - otherwise: Discard results



Spectre-PHT (aka Spectre Variant 1)







- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)
- Most are even shared among processes





- Spectre is not a bug
- It is an useful optimization
- $\rightarrow\,$ Cannot simply fix it (as with Meltdown)
- Workarounds for critical code parts

Linux 4.19.4 & 4.14.83 Released With STIBP Code Dropped

Written by Michael Larabel in Linux Kernel on 24 November 2018 at 09:00 AM EST. 6 Comments



On Friday marked the release of the Linux 4.19.4 kernel as well as 4.14.83 and 4.9.139.

Greg Kroah-Hartman issued this latest round of stable point releases as basic maintenance updates. While these point releases don't tend to be too notable and generally go unmentioned on Phoronix, this round is worth pointing out since 4.19.4 and 4.14.83 are the releases that end up reverting the STIBP behavior that applied Single Thread Indirect Branch Predictors to all processes on supported systems. That is what was introduced in Linux 4.20 and then back-ported to the 4.19/4.14 LTS branches, which in turn hurt the performance a lot. So for now the code is removed.

As covered yesterday, there is improved STIBP code on the way for Linux 4.20 that by default just apply STIBP to SECCOMP threads and processes requesting it via prctl() but otherwise is off by default (that behavior can also be changed via kernel parameters).



- Current mitigations are either incomplete or cost performance
- $\rightarrow\,$ More research required
 - Both on attacks and defenses
- $\rightarrow\,$ Efficient defenses only possible when attacks are known





- Side channels so far
 - leak meta data
 - covertly transmit data
- As a building block
 - leak data
- What about modifying data?





æ	ct ^t	
ba	nk 0	
	row 0	
	row 1	1111
	row 2	
	row 32767	
	row buffer	



64k cells 1 capacitor, 1 transistor each

How reading from DRAM works



Timing difference





bit flips in row 2!

Cells leak faster upon proximate $accesses \rightarrow Rowhammer$



ן **DDR3**



- 85% affected (estimation 2014)
- 52% affected (estimation 2015)



- First believed to be safe
- We showed bit flips in 2016
- 67% affected (estimation 2016)



- Single bit flips allow
 - modifying instructions
 - breaking cryptography
 - changing permissions
 - crashing systems
 - ...
- In software, no permissions required

An Example

- Program containing conditional jump after password check: je 80486c1 <check_password+0x44>
- Machine code is

 $\texttt{0x74} \ \texttt{0x07} = \texttt{0b01110100} \ \texttt{0b00000111}$



- One bit changed: 0b01110101 0b00000111 = 0x75 0x07 = jne 80486c1 <check_password+0x44>
- $\bullet\,$ Now only wrong passwords work \rightarrow demonstrated on sudo





- More attacks exploiting performance optimizations in hardware
 - New variants are disclosed frequently



Transient-Execution Attacks





- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful
 - ...only at the beginning
- Many optimizations introduce side channels \rightarrow now exploitable



A unique chance to

- rethink processor design
- grow up, like other fields (car industry, construction industry)





- Optimizations in hardware often lead to side channels
- Unknown and novel side channels are likely to exist
- Next to no permissions required for attacks
- Building countermeasures is extremely hard



- Only an overview over some attacks
- Many more side-channel attacks
- Also some defenses, especially for crypto
- Master course: Embedded Security
- Talks from our group on YouTube: "InfoSec @ TU Graz"