

# SoC Design Flow Tutorial

Digital System Integration and Programming

Barbara Gigerl, Rishub Nagpal

October 6th, 2021

IAIK – Graz University of Technology





• What we want? Run a bare-metal application on an FPGA



- IAIK - Graz University of Technology







- What we want? Run a bare-metal application on an FPGA
- What we have?
  - A Zybo FPGA board, a hardware design, software







- What we want? Run a bare-metal application on an FPGA
- What we have?
  A Zybo FPGA board, a hardware design, software
- How do we get there?
  - 1. Prepare FPGA board
  - 2. Build FPGA HW
  - 3. Build SW for HW
  - 4. Combine everything in a boot image
  - 5. Copy the boot image to the FPGA
  - 6. Run the application

#### Important note



Things could go wrong - and will. Don't expect anything to work out-of-the-box.

#### Install Vivado and Vitis (SDK)

- Xilinx Vivado: IDE for creating hardware designs
- Xilinx Vitis (SDK): SDK for embedded software
- Support for Xilinx FPGAs
- Installation: https://www.xilinx.com/support/download.html
  - Use version 2021.1
  - Use Linux Self Extracting Web Installer
  - Select Product to Install: first option (Vitis)
- Docker container: https://github.com/Steinegger/vivado-docker/commit/ f9f1390891ee7571ff5a367e6ba8665a37a89117

- Make sure to install libtinfo5 and libncurses5 beforehand!
- Useful log files: ~/.Xilinx/xinstall/xinstall\_\*.log
- See also:

https://blog.lazy-evaluation.net/posts/linux/vivado-2018-3-buster.html

## **Configuration of the Board**

#### Zybo FPGA Board

- Zynq 7000 SoC
- Processor: 650Mhz dual-core Cortex-A9
- Memory: 512 MB
- Peripherals:
  - Ethernet, USB, MicroSD slot
  - Video: VGA and HDMI
  - Audio: headphone out, mircophone and line in
  - GPIO: 6 pushbuttons, 4 slide switches, 5 LEDs



- IAIK - Graz University of Technology

- Power source
  - JP7
  - Set to "USB"
- Boot source
  - JP5
  - Boot from SD card ("SD")
  - Other options: JTAG
  - Board falls back to JTAG mode when no SD card is found.
- Connect USB interface and optionally VGA/HDMI to test our base project.

## Zybo Z7-20 FPGA Board

- Zynq 7020 SoC
- Processor: 650Mhz dual-core Cortex-A9
- Memory: 1 GB
- Peripherals:
  - Ethernet, USB, MicroSD slot
  - Video: VGA and HDMI
  - Audio: headphone out, mircophone and line in
  - GPIO: 6 pushbuttons, 4 slide switches, 5 LEDs, 2 RGB LEDs



#### • Power source

- JP6
- Set to "USB"
- Boot source
  - JP5
  - Boot from SD card ("SD")
- Connect USB interface and optionally VGA/HDMI to test our base project.

- Zynq 7000 SoC
- same processor, memory and FPGA
- Peripherals: additional line out (Audio), 8 LEDs, ...



— IAIK – Graz University of Technology

- Power source
  - 12V barrel jack, no USB available
- Boot source
  - JP10, JP9, JP8 set to 110
  - Boot from SD card ("SD")
- Connect USB interface and optionally VGA/HDMI to test our base project.

## **Building the FPGA Hardware**

• Export path to license server:

export XILINXD\_LICENSE\_FILE=2100@servitus.student.iaik.tugraz.at

- Source Vivado environment settings: source <VIVADO\_ROOT>/Vivado/2021.1/settings64.sh
- Install cable drivers:
  - cd <VIVADO\_ROOT>/Vivado/2021.1/data/xicom/cable\_drivers/
  - Execute install script.
  - Communication devices of board: /dev/ttyUSB0, /dev/ttyUSB1
  - Check if user has privileges to access devices (e.g. is member of dialout group)
- Start Vivado and initialize it with the basis project: vivado

ERROR: [Board 49-71] The board\_part definition was not found for digilentinc.com:zybo-z7-20:part0:1.0. The project's board\_part property was not set, but the project's part property was set to xc7z020clg400-1. Valid board\_part values can be retrieved with the 'get\_board\_parts' Tcl command. Check if board.repoPaths parameter is set and the board\_part is installed from the tcl app store.

- Clone https://github.com/Digilent/vivado-boards
- Copy vivado-boards/new/board\_files including all subdirectories to <VIVADO\_ROOT>/Vivado/2021.1/data/boards/
- Further details: https://digilent.com/reference/programmable-logic/guides/ installing-vivado-and-sdk?redirect=1#installing\_digilent\_board\_files



 $\mathsf{VHDL}/\mathsf{Verilog}/...$ 











- IAIK - Graz University of Technology

www.tugraz.at

• Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)

- Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)
- Input 2: constraints file
  - Connects top level I/O ports to real hardware pins
  - Pins can be found in the specification https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf

- Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)
- Input 2: constraints file
  - Connects top level I/O ports to real hardware pins
  - Pins can be found in the specification https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf
- Compile the HDL sources into an architecture-specific netlist

- Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)
- Input 2: constraints file
  - Connects top level I/O ports to real hardware pins
  - Pins can be found in the specification https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf
- Compile the HDL sources into an architecture-specific netlist
- Check: code syntax, hierarchy, constraints (area, performance, power)

- Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)
- Input 2: constraints file
  - Connects top level I/O ports to real hardware pins
  - Pins can be found in the specification https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf
- Compile the HDL sources into an architecture-specific netlist
- Check: code syntax, hierarchy, constraints (area, performance, power)
- Each gate is replaced by an architecture-specific block according to cell library:
  - Example: replace AND gate #1537 by macro LUT4, a 4-input Look-Up Table
  - Specification: https://www.xilinx.com/support/documentation/sw\_manuals/ xilinx2012\_2/ug953-vivado-7series-libraries.pdf

- Input 1: hardware design in any HDL (VHDL, Verilog, System Verilog, ...)
- Input 2: constraints file
  - Connects top level I/O ports to real hardware pins
  - Pins can be found in the specification https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf
- Compile the HDL sources into an architecture-specific netlist
- Check: code syntax, hierarchy, constraints (area, performance, power)
- Each gate is replaced by an architecture-specific block according to cell library:
  - Example: replace AND gate #1537 by macro LUT4, a 4-input Look-Up Table
  - Specification: https://www.xilinx.com/support/documentation/sw\_manuals/ xilinx2012\_2/ug953-vivado-7series-libraries.pdf
- Output: netlist tailored towards the FPGA on our ZYBO Board

• Input: Netlist

— IAIK – Graz University of Technology

- Input: Netlist
- Floor planning, placement and routing, optimizations for specific architecture

- Input: Netlist
- Floor planning, placement and routing, optimizations for specific architecture
- Example: Netlist element AND #1537 which requires LUT4 is assigned LUT4 #20A5 on the FPGA

- Input: Netlist
- Floor planning, placement and routing, optimizations for specific architecture
- Example: Netlist element AND #1537 which requires LUT4 is assigned LUT4 #20A5 on the FPGA
- Output: map of netlist elements to FPGA blocks  $\rightarrow$  FPGA configuration

• Input: FPGA configuration

- Input: FPGA configuration
- Transforms map into the bitstream (.BIT) format

- Input: FPGA configuration
- Transforms map into the bitstream (.BIT) format
- Other formats: (.RBT, .BIN, .HEX, ...)

- Input: FPGA configuration
- Transforms map into the bitstream (.BIT) format
- Other formats: (.RBT, .BIN, .HEX, ...)
- Programming FPGA = write bitstream file into FPGA memory

- Input: FPGA configuration
- Transforms map into the bitstream (.BIT) format
- Other formats: (.RBT, .BIN, .HEX, ...)
- Programming FPGA = write bitstream file into FPGA memory
- On boot: FPGA loads configuration from memory and programs all LUTs

1. Download suitable base project:

https://extgit.iaik.tugraz.at/sip/zybo\_base\_design https://extgit.iaik.tugraz.at/sip/zybo\_z7\_base\_design https://extgit.iaik.tugraz.at/sip/zedboard\_base\_design

- 2. Generate Project: cd <PROJECT\_ROOT>/HW && vivado -source project.tcl
- 3. Synthesis + Implementation + Bitstream Generation: Flow Generate Bitstream Note: takes around 15 minutes the first time
- 4. Export hardware to SDK project: File Export Export Hardware
  - Include Bitstream

## Building the ARM Software

- Simplest option: In Vivado, Tools Launch Vitis IDE
- Keep default options for Exported Location and Workspace
- Otherwise, start Vitis similar to Vivado via console

















- IAIK - Graz University of Technology



- IAIK - Graz University of Technology

- 1. File New Application Project
  - Use default location
  - Platform: Create new platform from hardware...
  - Select Hardware Specification/XSA File from <PR0JECT\_ROOT>/HW/zybo\_bsd/system\_wrapper.xsa
  - Generate boot components
- 2. Copy the base demo sources into the project's src directory
- 3. Build project

# Running the design

- Zynq SoCs combine FSBL, Bitstream and SW into one boot image (BOOT.bin)
- Select SW project, Create Boot Image
- Select correct paths for FSBL, Bitstream and SW (in this order!)
  - Should be correct by default
- Alternatively: run bootgen directly

bootgen -image <IMAGE.BIF> -arch zynq -o <OUTPUT\_FILE.BIN>

- Copy the boot image to SD card
  - First partition: FAT32, around 50 MB, used for boot files (BOOT.bin)
  - Second partition: ext4 or other, used as root file system and data storage
  - Use standard tools to create them (gparted, fdisk+mkfs ,..)
- Insert the SD card into the board
- Power up the board via SW4
- The red power LED (LD11) and the green FPGA programmed LED (LD10) should be on.
- Test image should be displayed via VGA/HDMI.

- Use the virtual serial interface
- Typically: /dev/ttyUSB1
- Configuration: 115200 baud, 8 data bits, 1 stop bit, no parity
- screen /dev/ttyUSB1 115200

- Alternative to SD card
- Either correct jumper setting (JP5 to JTAG) or remove SD card
- Power up the board
- Program FPGA: In Vitis (SDK), Xilinx Program FPGA
- Run binary: Run Run As 1 Launch on Hardware (System Debugger)
- Debug binary: Run Debug As 1 Launch on Hardware (System Debugger)
- Alternatively, via command line in xsdb console:
  - cd <IMAGE\\_ROOT>/base\\_demo && xsdb run\_base\_demo.tcl

#### Links and Resources

- Xilinx Installation Resources:
  - https://www.xilinx.com/support/download.html
  - https://forums.xilinx.com/t5/Installation-and-Licensing/ Installation-of-Vivado-2020-1-under-Centos-7-8-fails/td-p/1115482
  - https://www.xilinx.com/html\_docs/xilinx2020\_1/vitis\_doc/ aqm1532064088764.html
- ZYBO FPGA Board Reference Manual

https://reference.digilentinc.com/\_media/zybo:zybo\_rm.pdf

• ZYBO-Z7 Reference Manual

https://reference.digilentinc.com/\_media/reference/programmable-logic/ zybo-z7/zybo-z7\_rm.pdf

• ZedBoard Reference Manual

 $\tt https://reference.digilentinc.com/_media/zedboard:zedboard_ug.pdf$ 

### References

 X. Inc., UltraFast Embedded Design Methodology Guide,, 2018. [Online]. Available: https://www.xilinx.com/support/documentation/sw\_manuals/ug1046ultrafast-design-methodology-guide.pdf.