

Cloud Operating Systems

Fabian Rauscher

2021-03-22



This is on term 0, you should see me now Kernel end address is 0xfffffffff80165000 Now enabling Interrupts...

SWEB-Pseudo-Shell starting...

SWEB: />

1

• Upstream: https://github.com/IAIK/sweb

- Upstream: https://github.com/IAIK/sweb
- We recommend you work on Linux

Setup







• mkdir -p /tmp/sweb



- mkdir -p /tmp/sweb
- cd /tmp/sweb



- mkdir -p /tmp/sweb
- cd /tmp/sweb
- cmake /path/to/sourcecode/of/sweb



- mkdir -p /tmp/sweb
- cd /tmp/sweb
- cmake /path/to/sourcecode/of/sweb
- make



- mkdir -p /tmp/sweb
- cd /tmp/sweb
- cmake /path/to/sourcecode/of/sweb
- make
- make **kvm**

VMX

What is VMX?







• Intels Virtual-Machine Extension



- Intels Virtual-Machine Extension
- Provides hardware support for virtualization



- Intels Virtual-Machine Extension
- Provides hardware support for virtualization
- Two different classes of software:



- Intels Virtual-Machine Extension
- Provides hardware support for virtualization
- Two different classes of software:
 - Virtual-machine monitors (VMM)



- Intels Virtual-Machine Extension
- Provides hardware support for virtualization
- Two different classes of software:
 - Virtual-machine monitors (VMM)
 - Guest software







• Gives the guest the illusion of running on real hardware



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access
 - Processor Recources



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access
 - Processor Recources
 - Physical Memory



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access
 - Processor Recources
 - Physical Memory
 - Interrupts



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access
 - Processor Recources
 - Physical Memory
 - Interrupts
 - I/0



- Gives the guest the illusion of running on real hardware
- Has full control of the processors recources
- Manages the ability of the guest to access
 - Processor Recources
 - Physical Memory
 - Interrupts
 - I/0
 - ...

Getting Started

Enable VMX

Enable VMX


Enable VMX





• Check for VMX support: CPUID.1:ECX.VMX[bit 5] = 1



- Check for VMX support: CPUID.1:ECX.VMX[bit 5] = 1
- Enable VMX by setting bit 13 in CR4





• VMX root operation





- VMX root operation
 - new instructions (VMX instructions)



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values
 - used for the VMM



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values
 - used for the VMM
- VMX non-root operation



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation
 - certain instructions and events cause VM exits



- VMX root operation
 - new instructions (VMX instructions)
 - restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation
 - certain instructions and events cause VM exits
 - used for the guest



- VMX root operation
 - new instructions (VMX instructions)
 - · restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation
 - certain instructions and events cause VM exits
 - used for the guest
- Transition between the two



- VMX root operation
 - new instructions (VMX instructions)
 - · restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation
 - certain instructions and events cause VM exits
 - used for the guest
- Transition between the two
 - $\bullet~$ VM entries: VMX root operation \rightarrow VMX non-root operation



- VMX root operation
 - new instructions (VMX instructions)
 - · restrictions on certain control register values
 - used for the VMM
- VMX non-root operation
 - more restricted than normal operation
 - certain instructions and events cause VM exits
 - used for the guest
- Transition between the two
 - $\bullet~$ VM entries: VMX root operation $\rightarrow~$ VMX non-root operation
 - VM exits: VMX non-root operation \rightarrow VMX root operation

Entering VMX operation (Part 1)

Entering VMX operation (Part 1)





• Setup CR0



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)
 - Clear bits specified by IA32_VMX_CR0_FIXED1 (0x487)



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)
 - Clear bits specified by IA32_VMX_CR0_FIXED1 (0x487)
- Setup CR4



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)
 - Clear bits specified by IA32_VMX_CR0_FIXED1 (0x487)
- Setup CR4
 - Set bits specified by IA32_VMX_CR4_FIXED0 (0x488)



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)
 - Clear bits specified by IA32_VMX_CR0_FIXED1 (0x487)
- Setup CR4
 - Set bits specified by IA32_VMX_CR4_FIXED0 (0x488)
 - Clear bits specified by IA32_VMX_CR4_FIXED1 (0x489)



- Setup CR0
 - Set bits specified by IA32_VMX_CR0_FIXED0 (0x486)
 - Clear bits specified by IA32_VMX_CR0_FIXED1 (0x487)
- Setup CR4
 - Set bits specified by IA32_VMX_CR4_FIXED0 (0x488)
 - Clear bits specified by IA32_VMX_CR4_FIXED1 (0x489)
- Ensure that bit 2 of IA32_FEATURE_CONTROL (0x3A) is set



• Used by the processor to support VMX operation

- Used by the processor to support VMX operation
- Up to 4KB in size

- Used by the processor to support VMX operation
- Up to 4KB in size
- VMXON pointer needs to be a 4KB aligned valid physical address

- Used by the processor to support VMX operation
- Up to 4KB in size
- VMXON pointer needs to be a 4KB aligned valid physical address
- Bits 30:0 must contain the VMCS revision identifier (IA32_VMX_BASIC, 0x480)

- Used by the processor to support VMX operation
- Up to 4KB in size
- VMXON pointer needs to be a 4KB aligned valid physical address
- Bits 30:0 must contain the VMCS revision identifier (IA32_VMX_BASIC, 0x480)
- Can be loaded using the VMXON instruction to enter VMX operation

New Instructions

New Instructions



New Instructions



• VMXON


- VMXON
- VMXOFF



- VMXON
- VMXOFF
- INVEPT



- VMXON
- VMXOFF
- INVEPT
- INVVPID



- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL



- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL
- VMCLEAR



- VMXON
 - VMXOFF
 - INVEPT
- INVVPID
- VMCALL
- VMCLEAR
- VMLAUNCH/VMRESUME



M

- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL
- VMCLEAR
- VMLAUNCH/VMRESUME
- VMPTRLD

M

- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL
- VMCLEAR
- VMLAUNCH/VMRESUME
- VMPTRLD
- VMPTRSTR



- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL
- VMCLEAR
- VMLAUNCH/VMRESUME
- VMPTRLD
- VMPTRSTR
- VMREAD



- VMXON
- VMXOFF
- INVEPT
- INVVPID
- VMCALL
- VMCLEAR
- VMLAUNCH/VMRESUME
- VMPTRLD
- VMPTRSTR
- VMREAD
- VMWRITE

VMCS





• Manages VM entries and VM exits



- Manages VM entries and VM exits
- $\bullet\,$ Used to setup processor behavior in VMX non-root operation



- Manages VM entries and VM exits
- $\bullet\,$ Used to setup processor behavior in VMX non-root operation
- Can be manipulated using VMCLEAR, VMPTRLD, VMREAD, VMWRITE



- Manages VM entries and VM exits
- Used to setup processor behavior in VMX non-root operation
- Can be manipulated using VMCLEAR, VMPTRLD, VMREAD, VMWRITE
- One VMCS per virtual processor



- Manages VM entries and VM exits
- Used to setup processor behavior in VMX non-root operation
- Can be manipulated using VMCLEAR, VMPTRLD, VMREAD, VMWRITE
- One VMCS per virtual processor
- The current VMCS can be accessed using the VMWRITE and VMREAD instructions

• Up to 4KB in size

- Up to 4KB in size
- VMCS pointer needs to be a 4KB aligned valid physical address

- Up to 4KB in size
- VMCS pointer needs to be a 4KB aligned valid physical address
- Bits 30:0 must contain the VMCS revision identifier (IA32_VMX_BASIC, 0x480)

VMCS States



	•	Natural	-Width	fields.	
--	---	---------	--------	---------	--

- 16-bits fields.
- 32-bits fields.
- 64-bits fields.

CopyLeft 2017, @Noteworthy (Intel Manuel of July 2017)

CONTROL FIELDS										
Pin-Based VM-	External-interrupt exiting				NMI exiting			Virtual NMIs		
Execution Controls	Activate	VMX-pr	preemption timer				Process posted interrupts			
	Interrupt-window exiting			Use TSC offsetting						
Primary processor-	HLT exiting II			NVLPG exiting		MWAIT exiting		ing	RDPMC exiting	
based	RDTSC exiting		CR3-	CR3-load exiting		CR3-store exiting		ting	CR8-load exiting	
VM-execution	CR8-store exiting		Use TPR shadow		NMI-window exiting		xiting	MOV-DR exiting		
controls	Unconditional I/C	exiting	Use I/O bitmaps		Monitor trap flag		flag	Use MSR bitmaps		
	MONITOR exiting		5	PAUS		SE exiting	exiting Activa		ate secondary controls	
	Virtualize APIC accesses		En	Enable EPT		Descriptor-table exiting		exiting	Enable RDTSCP	
Secondary	Virtualize x2APIC mode		Enable VPID		WBINVD exiting		ing	Unrestricted guest		
processor-based	APIC-register virtualizatior		ation	tion Virtual-inte		errupt delivery PA		P	AUSE-loop exiting	
VM-execution	RDRAND exiting		Enable INVPCID		Enable VM functions		ctions	VMCS shadowing		
controls	Enable ENCLS exiting		RDS	RDSEED exiting		Enable PML		L	EPT-violation #VE	
controis	Conceal VMX non-root operation from			from li	ntel PT	Enable XSAVES/XRSTORS				
	Mode-based execute co			e control for EPT			Use TSC scaling			
Exception Bitmap			I/O-Bitmap Addresses			TSC-offset				
Guest/Host Masks f	or CR0 Guest	/Host M	asks for Cl	R4	Read S	Shadows	for CR0	Rea	ad Shadows for CR4	
CR3-target value 0	CR3-target v	alue 1	CR3-ta	arget v	value 2	CR3	8-target val	ue 3	CR3-target count	
APIC Virtualization	APIC-acc	cess address		Virtual-A		APIC address			TPR threshold	
	EOI-exit bit	nap 0	EOI-e	exit bit	map 1	EOI-exit bitma		ap 2	p 2 EOI-exit bitmap 3	
	Posted-interrupt notification ver			n vect	or	Posted-interrupt desc			scriptor address	
Read bitmap for low MSRs Read bitmap f		oitmap fo	or high MSRs Write bi		map for	o for low MSRs Write		bitmap for low MSRs		
Executive-VMCS Pointer			Extended-Page-Table Poi		nter Virtual-Proce		tual-Proc	essor Identifier		
PLE_Gap	PLE_Wind	ow	VM-fun	oction of	controls	VM	IREAD bitm	пар	VMWRITE bitmap	
ENCLS-exiting bitmap						PML address				
Virtualization-exception information address			EPTP index				XSS-exiting bitmap			

GUEST STATE AREA

CRO		CR3		CR4				
DR7								
RSP				RFLAGS				
CS	Selector	Ba	ase Address	Seg	ment Limit		Access Right	
SS	Selector	Ba	ase Address	Seg	ment Limit	Access Right		
DS	Selector	Ba	ase Address	Segment Limit			Access Right	
ES	Selector	Ba	ase Address	Seg	ment Limit	Access Right		
FS	Selector	Ba	ase Address	Seg	ment Limit		Access Right	
GS	Selector	ector Base Address Segment Limit Access Right						
LDTR	Selector	Selector Base Address Segment Limit Access Right						
TR	Selector	tor Base Address Segment Limit Access Right						
GDTR	Selector	Base Address Segment Limit Access Right						
IDTR	Selector	Ba	ase Address	Segment Limit			Access Right	
IA32_DEBUGCTL	IA32_SYSENTER	CS IA32_SYSENTER_ESP IA32_SYSENTER_EIP						
IA32_PERF_GLOBAL_CT	F_GLOBAL_CTRL IA32_PAT IA32_EFER IA32_BNDCFGS							
SMBASE								
Activity state	Interruptibility state							
Pending debug exceptions								
VMCS link pointer								
VMX-preemption timer value								
Page-directory-pointer-table entries			PDPT	E1 PDPTE2		2	PDPTE3	
Guest interrupt status								
PML index								

HOST STATE AREA

CRO		CF	3	CR4				
	RSP		RIP					
CS			Selector	Selector				
SS		Selector						
DS		Selector						
ES	Selector							
FS	Selector		Base Address					
GS	Selector		Base Address					
TR	Selector		Base Address					
GDTR		Base Address						
IDTR	Base Address							
IA32_SYSENTER_CS		IA32_SYSE	NTER_ESP	IA32_SYSENTER_EIP				
IA32_PERF_GLOBAL_CTRL		IA32	PAT	IA32_EFER				

Guest State

Guest State



Guest State





• What about things that are not in the guest state area, like general-purpose registers?



- What about things that are not in the guest state area, like general-purpose registers?
- We have to save and restore them by hand



• How can we give a guest access to a physical address space without giving it access to the hosts physical address space?

Remember paging?



• If this works so well with linear addresses couldn't we do the same with guest-physical addresses?


Introducing Extended Page Tables



Isn't this slow?









• EPT translations are cached in the TLB



- EPT translations are cached in the TLB
- Translations are tagged with the EPTP



- EPT translations are cached in the TLB
- Translations are tagged with the EPTP
- We can invalidate all TLB entries for a given EPTP or all EPT TLB entries using the INVEPT instruction

177			_				1111	212	1212	1.51	313	1919	12	214	111	111	111	1.11	111	11	11	-				_	-			
ь З	2 1 0 9 8 7 6 5 4 3 2	5	M	1	M-1		33 21	3 2 0 9	2 2 8 7	2 6	2 2 5 4	32	1	21	18	1 7 (55	4	1 1 3 2	1	109	9 8	7	6	5	4 3	z	1	0	
	Reserved	Reserved Address of EPT PML4 table Rsvd. / PET 0 1															PT WL- 1	E I I	P PS M1	Г	EPTP ²									
Γ	Ignored	Ignored Rsvd. Address of EPT page-directory-pointer table IgN Ig A Reserver														ved	X4	w	R	PML4E; present ⁵										
S V E ⁶		Ignored																<u>0</u>	0	0	PML4E: not present									
S V E	Ignored	R	svd.		Ph add 1G	Physical address of Reserved $\begin{bmatrix} IQ X \\ N U \end{bmatrix} A 1 \begin{bmatrix} P \\ A \end{bmatrix} \begin{bmatrix} PT \\ A \end{bmatrix} \begin{bmatrix} PT \\ A \end{bmatrix} \begin{bmatrix} PT \\ A \end{bmatrix}$										PT 4T	x	w	R	PDPTE: 1GB page										
	Ignored	Ignored Rsvd. Address of EPT page directory Ig X Ig A Q Rsvd.															vd.	x	w	R	PDPTE: page directory									
S V E		Ignored																<u>0</u>	<u>0</u>	<u>0</u>	PDTPE: not present									
S V E	Ignored	R	svd.		Physical address of 2MB page Reserved $\begin{bmatrix} Ig X \\ n, U \end{bmatrix} A 1 \begin{vmatrix} P \\ A \\ T \end{vmatrix}$ EPT										x	w	R	PDE: 2MB page												
	Ignored	Ignored Rsvd. Address of EPT page table															vd.	x	w	R	PDE: page table									
S V E								lg	Inore	ed																	<u>0</u>	0	<u>0</u>	PDE: not present
S V E	Ignored	R	svd.	Physical address of 4KB page $\begin{bmatrix} Ig \\ n \end{bmatrix} \begin{bmatrix} X \\ D \end{bmatrix} \begin{bmatrix} A \\ g \end{bmatrix} \begin{bmatrix} P \\ A \\ T \end{bmatrix} \begin{bmatrix} EPT \\ MT \end{bmatrix}$													x	W	R	PTE: 4KB page										
S V E		Ignored																			<u>0</u>	0	0	PTE: not present						

VM Exit





• An event that causes a VM exit does not update the architectural state



- An event that causes a VM exit does not update the architectural state
- If a VM exit is triggered by executing specified instructions we can gain further information





- An event that causes a VM exit does not update the architectural state
- If a VM exit is triggered by executing specified instructions we can gain further information
 - The VM-exit instruction length field contains the length of the instruction that caused the VM exit



- An event that causes a VM exit does not update the architectural state
- If a VM exit is triggered by executing specified instructions we can gain further information
 - The VM-exit instruction length field contains the length of the instruction that caused the VM exit
 - The VM-exit instruction information contains detailed information on the instruction that caused the VM exit



- An event that causes a VM exit does not update the architectural state
- If a VM exit is triggered by executing specified instructions we can gain further information
 - The VM-exit instruction length field contains the length of the instruction that caused the VM exit
 - The VM-exit instruction information contains detailed information on the instruction that caused the VM exit
- Host RFLAGS is cleared except for bit 1

• Instructions that cause VM exits unconditionaly

- Instructions that cause VM exits unconditionaly
 - CPUID

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE
 - ...

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE
 - ...
- Exceptions

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE
 - ...
- Exceptions
- VMX-preemption timer

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE
 - ...
- Exceptions
- VMX-preemption timer
- NMIs

- Instructions that cause VM exits unconditionaly
 - CPUID
 - GETSEC
 - INVD
 - XSETBV
 - VMX instructions (excluding VMFUNC)
- Instructions that cause VM exits conditionaly
 - RDMSR/WRMSR
 - in/out
 - MOV to/from CRx
 - PAUSE
 - ...
- Exceptions
- VMX-preemption timer
- NMIs
- ...

VM exit reasons - VMCALL


Fabian Rauscher



Fabian Rauscher



• The only purpose of this instruction is to trigger a VM exit



- The only purpose of this instruction is to trigger a VM exit
- Can be used by the guest to specifically request something from the VMM



- The only purpose of this instruction is to trigger a VM exit
- Can be used by the guest to specifically request something from the VMM
- This instruction does nothing special



- The only purpose of this instruction is to trigger a VM exit
- Can be used by the guest to specifically request something from the VMM
- This instruction does nothing special
- It's literally just a normal VM exit

VM exit reasons - EPT violation





• Guest memory accesses that violate the permissions set in the EPT cause VM exits



- Guest memory accesses that violate the permissions set in the EPT cause VM exits
- The VMM can handle EPT violations accordingly





- Guest memory accesses that violate the permissions set in the EPT cause VM exits
- The VMM can handle EPT violations accordingly
- This gives us a lot of room to play around with:



- Guest memory accesses that violate the permissions set in the EPT cause VM exits
- The VMM can handle EPT violations accordingly
- This gives us a lot of room to play around with:
 - Copy on write



- Guest memory accesses that violate the permissions set in the EPT cause VM exits
- The VMM can handle EPT violations accordingly
- This gives us a lot of room to play around with:
 - Copy on write
 - EPT Hooking



- Guest memory accesses that violate the permissions set in the EPT cause VM exits
- The VMM can handle EPT violations accordingly
- This gives us a lot of room to play around with:
 - Copy on write
 - EPT Hooking
 - ...

• We can control I/O and MSR accesses

- $\bullet\,$ We can control I/O and MSR accesses
- Bitmaps define which I/O ports and MSRs cause VM exits

- $\bullet\,$ We can control I/O and MSR accesses
- Bitmaps define which I/O ports and MSRs cause VM exits
- Giving the guest direct access to external hardware can be dangerous

- $\bullet\,$ We can control I/O and MSR accesses
- Bitmaps define which I/O ports and MSRs cause VM exits
- Giving the guest direct access to external hardware can be dangerous
 - Guests could mess up the host state

- $\bullet\,$ We can control I/O and MSR accesses
- Bitmaps define which I/O ports and MSRs cause VM exits
- Giving the guest direct access to external hardware can be dangerous
 - Guests could mess up the host state
 - DMAs don't care about our EPT







• We can force a VM exit as soon as the guest is able to recieve interrupts (RFLAGS.IF = 1)



- We can force a VM exit as soon as the guest is able to recieve interrupts (RFLAGS.IF = 1)
- Very useful for injecting interrupts

Questions?



