We research cyber security and teach future’s experts
to ensure secure technology in everyone’s life.
Evaluation of the Masked Logic Style MDPL on a Prototype Chip
Popp T., Kirschbaum M., Zefferer T., Mangard S.
Cryptographic Hardware and Embedded Systems - CHES 2007, 9th International Workshop Cryptographic Hardware and Embedded Systems , 81-94, (Lecture Notes in Computer Science (LNCS))
Implementation Aspects of the DPA-Resistant Logic Style MDPL
Popp T., Mangard S.
IEEE International Symposium on Circuits and Systems, IEEE International Symposium on Circuits and Systems, 2913-2916
Practical Second-Order DPA Attacks for Masked Smart Card Implementations of Block Ciphers
Oswald M., Mangard S., Herbst C., Tillich S.
Topics in Cryptology - CT-RSA 2006, Cryptographers´ Track at the RSA Conference, 192-207, (Lecture Notes in Computer Science)
An AES Smart Card Implementation resitant to Power Analysis Attacks
Herbst C., Oswald M., Mangard S.
Applied cryptography and Network security, 4th International Conference on Applied Cryptography and Network Security, 239-252, (Lecture Notes in Computer Science)
Pinpointing the Side-Channel Leakage of Masked CMOS Implementations
Mangard S., Schramm K.
Cryptographic Hardware and Embedded Systems - CHES 2006, 8th International Workshop on Cryptographic Hardware and Embedded Systems, 76-90, (Lecture Notes in Computer Science)
Side Channel Analysis Resistant Design Flow
Aigner M., Popp T., Mangard S., Trifiletti A., Menicocci R., Olivieri M., Scotti G.
IEEE International Symposium on Circuits and Systems, IEEE International Symposium on Circuits and Systems, 2209-2212
Verfahren und Schaltung zur Durchführung von Rechenoperationen
Popp T., Mangard S., Aigner M.
SCARD D7.1 Specification SCARD Chip
Roth M., Tillich S., Aigner M., Popp T., Mangard S.
SCARD D2.3 DPA Proof Logic Styles - Technical Report
Popp T., Mangard S., Aigner M.
SCARD D6.1 Final Report Modeling & Simulation of SCA Effects
Trifiletti A., Popp T., Aigner M., Mangard S., Batina L.
SCARD D2.4 Final Report Logic & Cell Library Development
Aigner M., Popp T., Mangard S.
Side-Channel Leakage of Masked CMOS Gates
Mangard S., Popp T., Gammel B.
Topics in Cryptology - CT-RSA 2005, The Cryptographers' Track at the RSA Conference 2005, San Francisco, CA, USA, February 14-18, 2005, Proceedings, 2005 Cryptographers' Track at the RSA Conference, 351-365, (Lecture Notes in Computer Science (LNCS))
Successfully Attacking Masked AES Hardware Implementations
Mangard S., Pramstaller N., Oswald M.
Cryptographic Hardware and Embedded Systems - CHES 2005, CHES, 157-171, (Lecture Notes in Computer Science (LNCS))
A Side-Channel Analysis Resistant Description of the AES S-box
Oswald M., Mangard S., Pramstaller N., Rijmen V.
Fast Software Encryption, 2005 Fast Software Encryption Workshop, 413-423, (Lecture Notes in Computer Science)
Efficient AES Implementations on ASICs and FPGAs
Pramstaller N., Mangard S., Dominikus S., Wolkerstorfer J.
Proceedings of Fourth Conference on the Advanced Encryption Standard AES4, Springer, 98-112, (Lecture Notes in Computer Science)
Masked Dual-Rail Pre-Charge Logic: DPA-Resistance without Routing Constraints
Popp T., Mangard S.
Cryptographic Hardware and Embedded Systems - CHES 2005, CHES, 172-186, (Lecture Notes in Computer Science (LNCS))
SCARD D1.2 Requirement Specification Report
Aigner M., Mangard S., Popp T.
A Masked AES ASIC Implementation
Pramstaller N., Oswald M., Mangard S., Gürkaynak F., Häne S.
Proceedings of Austrochip 2004, Austrochip 2004, 77-81
Hardware Countermeasures Against DPA – A Statistical Analysis of Their Effectiveness
Mangard S.
Topics in Cryptology - CT-RSA 2004, Cryptographers´ Track at the RSA Conference, 222-235, (Lecture Notes in Computer Science)